

Notice of References Cited	Application/Control No. 09/975,864		Applicant(s)/Patent Under Reexamination HARRISON ET AL.	
	Examiner Mary J. Steelman		Art Unit 2122	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,667,290	05-1987	Goss et al.	717/147
*	B	US-5,742,840	04-1998	Hansen et al.	712/210
*	C	US-6,058,465	05-2000	Nguyen, Le Trong	712/7
*	D	US-6,113,650	09-2000	Sakai, Junji	717/160
*	E	US-2003/0188299 A1	10-2003	Broughton et al.	717/141
*	F	US-2004/0024536 A1	02-2004	Rognes, Torbjorn	702/20
*	G	US-2004/0015533 A1	01-2004	Hansen et al.	708/523
*	H	US-2004/0073773 A1	04-2004	Demjanenko, Victor	712/007
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Balakrishnan, S.; Nandy, S.K., "Arbitrary precision arithmetic-SIMD style", IEEE 1997, p. 128-132, retrieved from IEEE 8/3/200			
	V	Larsen, Samuel; Amarasinghe, Saman, "Exploiting Superword Level Parallelism with Multimedia Instruction Sets", p. 1-11, November 18, 1999, <URL: www.cag.lcs.mit.edu/commit/papers/99/SLP-TM.pdf > retrieved 8/3/2004.			
	W	Owen, Robert E; Martin, Daniel, "A Uniform Analysis Method for SDP Architectures and Instruction Sets with a Comprehensive Example", p. 528-537, Signal Processing Systems, 1998, retrieved from IEEE 8/3/2004.			
	X	"MMX technology developers guide: Chapter 4 MMX tm Code Development Strategy", (Intel 1997), retrieved from <URL: www.udayton.edu/~cps/cps560/notes/hardware/mmx/intel/dg_chp4.htm >, retrieved 8/3/2004.			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.